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Abstract This article explores the main tradeoffs in
design of power and area efficient bandgap voltage refer-
ence (BGR) circuits. A structural design methodology for
optimizing the silicon area and power dissipation of CMOS
BGRs will be introduced. For this purpose, basic equations
of the bandgap circuit have been adapted such that can
simply be applied in the optimization process. To improve
the reliability of the designed circuit, the effect of amplifier
offset has been also included in the optimization process. It
is also shown that the minimum achievable power con-
sumption and area are highly depending on the fabrication
process parameters especially sheet resistivity of the
available resistors in the technology and also the area of
bipolar transistors. The proposed technique does not
depend on a special process and can be applied for
designing bandgap reference circuits with different
topologies.
Keywords CMOS analog integrated circuit 
Bandgap voltage reference  Optimization
1 Introduction
Design of low-power and small-area analog integrated
circuits becomes more and more important especially in
design of modern complex integrated circuits where sev-
eral channels or systems are implemented on a single chip.
However, due to the complex relationship between design
parameters and design goals, developing an efficient
methodology to simultaneously optimize the silicon area,
power consumption, and circuit performance is not gen-
erally feasible. In this article, an effective methodology for
optimizing the area and power dissipation of CMOS
bandgap voltage reference (BGR) circuits will be descri-
bed. Based on this methodology, a BGR circuit has been
designed for a multi-channel voice-band CODEC chip. In
this chip, each channel benefits a completely separate
biasing circuit to reduce the cross-talk among the channels.
Therefore, the power consumption and area of BGR and
biasing circuits should be as small as possible.
To have an effective optimization methodology, basic
equations of the bandgap core have been modified such that
simply could be applied in optimization process. In addi-
tion to the area and power consumption, the effect of
amplifier offset has also been included in the optimization
process to result in a better circuit performance. As will be
shown later, the minimum achievable area and power
dissipation depends highly on the specifications of the
available resistors in the fabrication process. Resistors with
high sheet resistivity will result in less area and also less
power dissipation. Meanwhile, the variation on the
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absolute value of the output reference voltage depends on
the process and temperature variations of the resistors and
bipolar transistors. The proposed methodology does not
depend on the process or supply voltage and can be applied
to any CMOS BGR circuit topology.
Several techniques for implementing integrated refer-
ence voltage circuits could be found in the literature.
Bandgap voltage reference circuits have been widely used
due to their accuracy, reliability and compatibility with
CMOS technologies [1–8]. The circuit topology introduced
in [6] shows a high power supply rejection ration (PSRR)
voltage reference circuit. This circuit topology (shown in
Fig. 1) has been selected for the proposed application due
to its simplicity, stability, and high PSRR [6]. In this
topology, bias current, area ratio of the BJT transistors, and
their bias current ratio are the main design parameters
which can be used in optimization process.
Based on the proposed approach, a bandgap reference
circuit has been implemented in a standard 0.5 lm CMOS
technology. Simulation results show that the temperature
coefficient of the proposed circuit is 15.6 ppm/C with
9.4 mV standard deviation without any trimming. Fur-
thermore, the whole circuit including the amplifier, draws
only 160 lA from supply voltage and occupies 0.085 mm2
silicon area.
In Sect. 2, the proposed design methodology will be
presented. Circuit implementation and simulation results
are discussed in Sect. 3 and conclusions will be explained
in Sect. 4.
2 Bandgap core design and optimization
2.1 BGR core operation
The core of a sample BGR circuit is shown in Fig. 1 [6]. In
this topology, the amplifier forces the voltages at the nodes
X and Y to be equal, and hence the output voltage will be:
VREF ¼ VEB2 þ N  K  ln N  M
P
 
k  T
q
 
þ N  K  VOS
ð1Þ
in which k is Boltzmann’s constant, T is the temperature (in
degree kelvin), and VOS indicates the total equivalent input
offset voltage of the amplifier AV. Here, M and P are two
positive integer numbers to explicitly indicate that Q1 and
Q2 can be constructed only by putting unit BJT devices
(with the area of SBJT,U) in parallel. These numbers will be
also used later in the optimization process to distinguish
between the different topologies. Meanwhile, N and K are
indicating the ratio of the emitter bias current of the two
BJT transistors and the ratio of the resistors, respectively.
These two numbers should be rational numbers to be
implementable in the proposed fabrication technology with
a very good matching property.
By proper choosing the design parameters, the negative
temperature dependence of the emitter-base junction
(VEB2) will be cancelled out by the second expression in (1)
in a specified temperature of T0. Based on (1), there are
four design parameters in this topology: N, K, P, and M. In
order to have a temperature independent output voltage
(VREF) in a desired temperature of T0, the following
equation should be satisfied by differentiating (1) versus T
(neglecting the temperature variation of VOS):
oVEB2ðTÞ
oT

T¼T0
¼ d0 ¼ N  K  ln M  N
P
 
ð2Þ
in which d0 is the temperature coefficient of the emitter-
base voltage in T0 (T0 is the temperature in which
oVREFðTÞ=oT jT¼T0¼ 0). Meanwhile, according to (1), the
amplifier offset appears at the output by the gain of
KOS ¼ N  K ð3Þ
Due to the random nature of the amplifier offset, this
voltage (VOS) can change the VREF value unpredictably.
Therefore, VOS and KOS both should be minimized as much
as possible.
2.2 Bandgap core equations
To complete the design of BGR circuit, the value of d0
should be known. There are several articles describing the
temperature characteristics of base-emitter junction [8–10].Fig. 1 The core of the bandgap reference circuit (BGR) [6]
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Here, we need an expression including both temperature
and bias current dependence of VEB to use it in the opti-
mization process. The basic equation of the base-emitter
junction of a bipolar transistor is [8]:
VEB ¼ k  T
q
 
 ln IC
IS
 
þ rb  IEð1 þ bÞ ð4aÞ
VEB ¼ k  T
q
 
 ln IE
IS
 
 bð1 þ bÞ
  
þ rb  IEð1 þ bÞ
ð4bÞ
in which, b is the current gain of bipolar (BJT) transistor, rb
is the base resistance, and IS is the reverse junction
saturation current. Using a simplified expression for IS, one
can conclude that [8, 11]:
VEBðT; IEÞ  A þ ½B þ C  logðIEÞ  T þ D  T2 ð5Þ
in which A, B, C, and D are four constant values depending
on the bipolar device parameters. Here, IE (emitter current)
has been used instead of IC (collector current) to have a
better measure of I1 and I2 in Fig. 1. The temperature
dependence of b has been also included in (5). SPICE
simulations show that the amount of error in the estimated
VEB value in (5) compared to the accurate model is less
than 1 mV for all corner cases [11]. In (5), IE indicates the
emitter current of a unit area BJT device which is available
in the process (i.e., a bipolar device with the area SBJT,U).
Thus, in Fig. 1:
VEB1 ¼ VEB T ; I1
M
 
ð6aÞ
VEB2 ¼ VEB T ; I2
P
 
¼ VEB T ; N  I1
P
 
ð6bÞ
The bias currents of I1 and I2 are both proportional to the
absolute temperature (PTAT) value [4]. Indeed, since in
Fig. 1 VX = VY, then:
I1 ¼ I2
N
¼ 1
R1
 
 k
q
 
 ln M  N
P
  
 T ¼ E  T ð7Þ
It is also possible to include the temperature and voltage
coefficients of R1 (TCR1 and VCR1) in (7). Now, Eqs. 5–7
could be used to satisfy the constraint of (2). Solving these
equations renders the R1 value [or more accurately R1(T0)]
as the following:
R1 ¼ 10G ð8Þ
where G can be expressed as:
G ¼ log N
P
 
 k
q
 
: ln N  M
P
  
þ F
C
þ N  K
 ln N 
M
P
 
C
ð9Þ
in which
F ¼ B þ C  logðeÞ þ 2D  T0 þ C  logðT0Þ ð10Þ
As can be seen, F is a function of process parameters
and T0. In addition, G is a function of F, and design
parameters N, P, M, and K. An important conclusion of
Eqs. 8–10 is that the most crucial parameter that can affect
the value of T0 in different process corners, is the variation
in absolute value of R1. Indeed, the other parameters (such
as N, M, P, and K or other process parameters presented by
A, B, C, and D) do not change over the process corners or
their variation is negligible whereas R1 may change
significantly (as high as ±20%). It means that according
to (8), T0 is approximately proportional to logðR1Þ [i.e.,
T0 / logðR1Þ]. Therefore, a resistance with the smallest
possible variations over the process and temperature should
be selected for this purpose. In addition, the voltage
coefficient of R1 (and R2) has a negligible effect on T0 if R1
and R2 have been perfectly matched, since VREF relies only
on the ratio of resistors as K = R2/R1. Inclusion of TCR1
and VCR1 in (9) results in a more complex expression for G
and thus more accurate results. To obtain this equation, the
term which is proportional to the rb, i.e.:
rb  IEð1 þ bÞ ð11Þ
has been eliminated in (5). This expression indicates the
voltage drop on rb which creates an error on VREF is pro-
portional to the both temperature and bias current. Based
on the transistor specifications in the proposed technology,
the base spreading resistance of the transistors is 237 X
(with a temperature coefficient of about 20 mX/C) and the
nominal value of b is about 7 (see Table 1). Hence, the
total error in (5) resulting from (11) would be only 2 mV
(for IE = 50lA). According to (1) and (4a, 4b) this error
voltage causes an equal DC shift on VEB which could be
embodied in (5) by adjusting the value of A. However, it is
not simply possible to include the temperature variation of
(11) in (5). Considering the temperature coefficient of rb,
the temperature variation of (11) would be 0.125 lV/C.
Therefore, compared to the temperature coefficient of the
Table 1 Technology parameters
Parameter Value
BJT device (vertical PNP)
b 7.1
IS 1.11 9 10
-9 (A)
rb 237.09 (X)
TC of rb 20 (mX/C)
Emitter area 100 (lm2)
Base area 784 (lm2)
Resistor
RSH 33 (X)
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VEB (which is more than 1.5 mV/C), the effect of elimi-
nating (11) in (5) would be negligible. Figure 2 shows the
variation of VEB for several different values of rb (including
its temperature coefficient). In this work T0 = 50C,
therefore this plot shows the VEB in a temperature range
centered around this temperature. As can be seen, rb does
not affect very much the value of oVEBðTÞ=oT , and hence
it is sufficient to model its effect by a DC shift in VEB.
2.3 Optimization process
Now, it is possible to use (8) in order to determine the
circuit parameters and obtain an optimized area and power
consumption for the bandgap circuit shown in Fig. 1 that
have four circuit parameters namely N, M, P, and K.
Before starting the optimization process, it should be
mentioned that the common centroid layout requirements
limits the possible values for M and P (BJT area ratios) to
some few integer pairs of numbers which leads to a good
matching between Q1 and Q2. Based on this:
M þ P n2 ð12Þ
where n is an integer number usually less than 5. Table 2
shows some possible numbers for M and P. Obviously,
some of the values listed in Table 2 cannot be used prac-
tically and are shown only for comparison purpose.
The power dissipation of the bandgap core could be
estimated simply by:
Pdiss ¼ VDD  I1  ð1 þ NÞ ð13Þ
Meanwhile, the area of the resistors, BJT transistors, and
current mirrors should be included in the area estimation.
As will be shown later, the sizes of M1 will be determined
based on matching requirements of M1:M2 current mirror.
Therefore, the area of the bandgap core (Stot) can be
determined approximately by:
Stot ﬃ ðM þ PÞ  SBJTU þ ð1 þ NÞ  WM1  LM1  ð1 þ hÞ
þ ðK þ 1Þ  R1
RSH
 
 W2R
ð14Þ
in which SBJT,U is the area of unit BJT device, WM1 and
LM1 are the effective width and length of M1 (in current
mirror), RSH is the sheet resistance of the resistors and WR
is the width of R1 in bandgap core. Here, h[ 0 is used to
take into account the area headroom needed in drawing
the layout of MOS transistors and hence have a better
area approximation for the MOS devices. A good esti-
mation for h value can be extracted from the layout
design rules.
The effect of amplifier offset (VOS) at the output [as
predicted in (1)] can be reduced by reducing the KOS.
Therefore, in addition to the silicon area and power con-
sumption, the offset gain (KOS) could be also embraced in
the optimization process. As a result, the extracted circuit
parameters render a reference voltage (VREF) with low
sensitivity to the amplifier offset.
In order to have a good assessment and determine the
importance of each design parameter in optimization pro-
cess, this Figure of Merit (FOM) can be introduced as:
FOM ¼ Pgn  Sqn  KkOS;n
h i1
ð15Þ
Fig. 2 VEB versus temperature in IE = 50 lA for rb = 0, 135, and
270 X (temperature dependence of the rb has been included). As can
be seen the effect of rb and its temperature dependence on VEB is
negligible. In this work: T0 = 50C, therefore, the simulation results
around this temperature are shown
Table 2 Possible area ratios for
bjt transistors
Topology
number
[P,M]
1 [1,8]
2 [4,4]
3 [4,5]
4 [5,4]
5 [4,12]
6 [12,13]
7 [1,24]
8 [5,20]
9 [9,16]
10 [8,17]
11 [4,21]
12 [13,12]
13 [20,5]
14 [16,9]
15 [12,4]
16 [17,8]
17 [21,4]
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in which the index of n indicates that the parameters are
normalized values, and g, q, and k are used to reflect the
importance of each design parameter. P, S, and Kos are
indicating the power consumption, silicon area, and offset
gain at the proposed circuit, respectively. Because of the
importance of the Si area in our design compared to the
power consumption, these coefficients selected: g = k = 1
and q = 2.
Figure 3 shows the minimum achievable area of the
proposed bandgap core for different values of power
headroom (Pdiss). To obtain this graph, area and power
estimations besides Eq. 15 are estimated and optimized
using a simple MATLAB script. In this figure, minimum
achievable area is compared to one practical bandgap core
whose area and power consumption were available and was
fabricated at the same technology [12]. In equal power
consumption, silicon area of the circuit reported in [12] is
about 20% larger than the area of the circuit designed based
on the proposed optimization methodology.
To optimize the circuit for maximum FOM defined in
(15), the parameters K and N can be selected properly for
different bipolar transistors area ratios [P,M] shown in
Table 2. This operation is done by a simple MATLAB
script. In this program for each value of [P, M, N, K], R1 is
calculated based on (8) (in a desired T0). Then, I1 is cal-
culated from (7) and corresponding to that the values of Kos,
Pdiss and S are extracted from (3), (13) and (14), respec-
tively. Then, corresponding to each [Kos, Pdiss, Stot], FOM is
determined by (15). Finally, the values of [P, M, N, K]
corresponding to the maximum FOM will be extracted. It is
important to know that all the optimization process can be
done in less than a minute using a simple MATLAB code.
Figure 4 shows the step-by-step flow diagram of the
optimization methodology. Based on this flow graph,
design methodology starts by extracting the necessary
process parameters (such as RSH, A, B, C, D, etc.) and then
it will be followed based on design requirements (accept-
able area, power and gain offset and importance of them
respect to each other). Then the rest of steps indicated in
this Section will be followed.
Figure 5 shows the results of the optimization process
for some of the topologies listed in Table 2. This has been
Fig. 3 Minimum possible area for bandgap core in a given power
headroom of Pdiss
Fig. 4 Design flow diagram of the proposed optimization approach
Fig. 5 Area, power, and offset gain (KOS) of some topologies of the
Table 2 when FOM of corresponding topology has been maximized
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done based on the model parameters of a 0.5 lm digital
CMOS technology shown in Table 1. In this figure, for
each topology the normalized area, powers, and Kos for
maximum possible FOM, are also shown. Based on
Fig. 5, the second topology of the Table 2 exhibits the
minimum area, while the seventh topology has the
smallest Kos value. Meanwhile, the first topology in this
table shows the maximum value of FOM. For this reason,
the first topology has been selected in this work. Here, the
optimized values for N and K are 4 and 1.67, respectively.
As shown in Table 3, the resulted value for R1 is 8,350 X.
R1 and R2 can be implemented as shown in Fig. 6(a).
Since the sheet resistance of these resistors is 33 X/h (see
Table 1) the total area of these resistors will be dominant.
To reduce the area, it is necessary to increase the power
consumption.
The proposed design methodology is based on Eqs. 4a,
4b and 5 which are explaining basic operation of BJT
transistors. Thus, it could be generalized for any other BGR
topology. Using (4a, 4b) and (5), it is possible to calculate
an equation similar to (8) for other topologies even with
more complex structure and more design parameters such
as the circuits shown in [13–15].
Table 3 Final design parameters after optimization (T0 = 50C)
Parameter Value
M 8
P 1
N 4
K 1.67
R1 8,350 (X)
L (length of pMOS current mirror devices) 4 (lm)
KOS 6.68
Power dissipation 299 (lW)
Area 0.085 (mm2)
Fig. 6 a Implementing R1 and
R2 to have the desired ratio.
b Complete circuit of the
proposed BGR
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3 Bandgap voltage reference circuit
3.1 Device sizing
To minimize the amplifier offset or gain error in the current
mirror, a careful sizing for MOS devices is required.
Meanwhile, the gain and bandwidth of the amplifier AV
affect directly the PSR (power supply rejection) of the
proposed BGR [13]. In this work, the topology of amplifier
AV is similar to the amplifier used in [6] [see Fig. 6(b)]. As
shown in [6], because of using the bias current of the
bandgap core as the bias current of AV, power consumption
of the AV in Fig. 1 depends highly on the power (or bias
current) of the bandgap core. Thus, minimizing the power
dissipation in bandgap core leads to approximately the
same result in AV. Moreover, the offset of AV depends on
the area of this amplifier. Indeed, the size of transistors
must be selected large enough to reduce its offset below an
acceptable value.
Figure 7(a) shows the current mirror used in Fig. 1. In
this figure, each transistor has been divided to two tran-
sistors such that M1b and M2b are in triode region, and
M1a, and M2a are in saturation mode. This structure has
larger effective channel length and also larger output
impedance compared to a simple current mirror. In this
current mirror, M1b and M2b are operating as two equal
resistances in the source of M1a and M2a. Hence to have
the desired current ratio:
W2=L2
W1=L1
 
Ma;Mb
¼ N ð16Þ
Since both M1b and M2b have the same VGS and VDS
(VDSðM1b;M2bÞ ¼ VGðM1a;M2aÞ þ VGSðM1a;M2aÞ), the output
impedance of current mirror would be more than a
simple current mirror. Furthermore, since the voltage
drop across the drain-source of M1b and M2b is small,
the overdrive voltage of this structure is close to the
overdrive voltage (VDSsat) of a simple current mirror.
To determine the minimum acceptable transistor length in
Fig. 7(a), temperature variations of VREF in different current
gain errors have been simulated [Fig. 7(b)]. As can be seen,
the temperature variation of VREF is approximately propor-
tional to this error. Therefore, based on an acceptable error on
VREF, one can exploit the acceptable current gain error.
Figure 7(c) shows the result of Monte Carlo simulation
indicating the maximum current gain error of the proposed
current mirror [shown in Fig. 7(a)] versus transistor length.
Therefore, Fig. 7(b) helps to determine the maximum
acceptable gain error (for an acceptable temperature varia-
tion of VREF), and Fig. 7(c) helps to choose a proper channel
length for the transistors used in the current mirror. A similar
approach could be followed in the amplifier design.
3.2 BGR circuit
In order to explore the practical aspect of the proposed
optimization methodology, the proposed BGR has been
designed in a conventional 0.5 lm CMOS technology.
Fig. 7 a Current mirror, b the effect of current mirror gain error
(dN/N) on VREF extracted from Monte Carlo simulations, c absolute
percentage of the gain error in current mirror (|dN/N|) versus transistor
length (ideal value for N is 4 and dN=Nj j ¼ j N  Nidealð Þ=Nj)
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Table 3 shows the parameters for the optimized design.
This table shows the proper value for transistor length that
has been determined for less than 1% gain error in the
current mirror, and also the expected values for power
dissipation, area, and Kos.
Table 1 shows the technology parameters used in opti-
mization process and Table 4 summarizes the simulation
results of the complete BGR circuit achieved by 100
Monte-Carlo simulations in the temperature range of -20
to 140C. In the proposed simulations, the variation of the
parameters in different process corners has been also taken
into account. The temperature coefficient of this circuit is
15.6 ppm/C with a standard deviation of only 9.4 mV
(with no trimming). As mentioned before, the main source
of deviations in T0 over process variations is due to the
variation of absolute value of R1 (see Fig. 1).
Figure 8 shows the result of a Monte Carlo simulation
that can be helpful in determining the main factors
affecting the temperature variations of VREF. Figure 8(a)
shows the error in KOS arising from the mismatch between
the various devices in circuit. Figure 8(b) plots the tem-
perature variation of VREF, i.e.,
DVREF
VREF
¼ VREF;Max  VREF;min
 
VREF;Max
ð17Þ
over -20 to 140C compared to the corresponding DVREF/
VREF value at the same temperature range but without any
error on KOS value, i.e., assuming DKOS = 0 (while
VOS = 0). Based on Fig. 8(b), both curves have approxi-
mately the same shape and in many samples the two curves
have almost the same value. This means that in this design
VOS has the greatest effect on increasing the temperature
variations at the output reference voltage, while errors on K
and N values (or KOS = N 9 K) have much less effects.
This result confirms that for lower temperature coefficient
(TC) values on VREF, both KOS and VOS (amplifier offset)
Table 4 Simulation results
Parameter Value
VDD 5 ± 10 (%)
Temperature range -20 to 140 (C)
IDD (total circuit) 160 (lA)
VREF @ T0 l (VREF) 1.2411 (V)
In 100 Monte Carlo simulation r (VREF) 9.4 (mV)
DVREF @ different corners l (DVREF) 3.1 (mV)
r (DVREF) 2.8 (mV)
Max. (DVREF) 11.95 (mV)
PSR @ 2 MHz 59 (dB)
TC ¼ VREFðMaxÞ  VREFðminÞ
 
= DT  VREFðnom:Þ
 
@ TYPICAL corner [16]
15.6 (ppm/C)
Fig. 8 Monte Carlo simulation results on a error in KOS ¼ N  K
(DKOS), b Total temperature variation of VREF (solid line) compared
to the corresponding ideal value of VREF plus amplifier offset effect
(dashed line)
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should to be minimized. The former is determined by the
circuit parameters and has been included in the FOM in
(15) while the latter depends on the process specifications.
A careful design and layout is required to reduce the
amplifier offset. Large transistors with large VDSsat (MOS
saturation voltage) values can be helpful for this purpose.
Simulation results included in Table 4 shows that
nominal value of VREF is lVREF = 1.2411 V with a stan-
dard deviation of rVREF = 9.4 mV [16]. For further
reduction in the power dissipation, it is possible to use
larger values for g in (15), although it will results in a
larger area or more offset gain. Lack of resistors with high
sheet resistance at the proposed digital CMOS process is
the main barrier for further reduction of the power
dissipation.
4 Conclusions
A structured design methodology for optimizing the area-
power consumption of bandgap voltage reference circuits
has been presented. In this approach, fundamental equa-
tions of the bandgap circuit based on process and circuit
parameters were extracted. These equations besides the
estimated area and power dissipation and the amplifier
offset effect were used to determine the circuit parameters.
Likewise, calculating the parameters in a very short time
makes this method a useful approach to design an opti-
mized bandgap circuit with the desired specifications.
The size of MOS transistors in the bandgap core and
amplifier were chosen such that the mismatch effect has
been reduced to an acceptable level. Based on the proposed
approach, a bandgap voltage circuit has been implemented
in a digital 0.5 lm CMOS technology. This circuit shows a
temperature coefficient of 15.6 ppm/C with a standard
deviation of 9.4 mV and consuming 160 lA and silicon
area of 0.085 mm2.
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